{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T06:47:32Z","timestamp":1775890052230,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000899","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000899","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007065","name":"Nvidia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Seagate and VMware"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/lca.2015.2414456","type":"journal-article","created":{"date-parts":[[2015,3,18]],"date-time":"2015-03-18T21:12:48Z","timestamp":1426713168000},"page":"45-49","source":"Crossref","is-referenced-by-count":549,"title":["Ramulator: A Fast and Extensible DRAM Simulator"],"prefix":"10.1109","volume":"15","author":[{"given":"Yoongu","family":"Kim","sequence":"first","affiliation":[]},{"given":"Weikun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref38","article-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","author":"kang","year":"0","journal-title":"Proc Memory Forum (Co-located with ISCA)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref37","year":"2009"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref35","year":"0"},{"key":"ref34","year":"0"},{"key":"ref10","year":"0"},{"key":"ref11","year":"2011"},{"key":"ref12","year":"2014"},{"key":"ref13","author":"reinders","year":"2014"},{"key":"ref14","year":"2013"},{"key":"ref15","year":"0"},{"key":"ref16","year":"0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref19","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"0","journal-title":"Proc Int Symp High-Perform Comput"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref4","year":"0"},{"key":"ref27","author":"jeong","year":"0"},{"key":"ref3","year":"0"},{"key":"ref6","year":"0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref5","year":"0"},{"key":"ref8","first-page":"1","article-title":"2nd generation embedded DRAM with 4x lower self refresh power in 22nm tri-gate CMOS technology","author":"meterelliyoz","year":"0","journal-title":"Proc VLSI Symp"},{"key":"ref7","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478971"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665723"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref26","author":"chatterjee","year":"2012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7493716\/07063219.pdf?arnumber=7063219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:55Z","timestamp":1633919695000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2015.2414456","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}