{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T19:55:59Z","timestamp":1718135759102},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/lca.2015.2424699","type":"journal-article","created":{"date-parts":[[2015,4,28]],"date-time":"2015-04-28T18:42:16Z","timestamp":1430246536000},"page":"54-57","source":"Crossref","is-referenced-by-count":1,"title":["The Case for VLIW-CMP as a Building Block for Exascale"],"prefix":"10.1109","volume":"15","author":[{"given":"Bruce","family":"Jacob","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","article-title":"A single-chip multiprocessor","volume":"30","author":"hammond","year":"1997","journal-title":"IEEE Comput"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref12","article-title":"Niagara 2 opens the floodgates","author":"mcghan","year":"2006","journal-title":"Microprocessor Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347948"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.865863"},{"key":"ref17","year":"2010","journal-title":"TMS320C62x\/C67x CPU and Instruction Set Reference Guide"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.11.002"},{"key":"ref3","first-page":"180","article-title":"A VLIW architecture for a trace scheduling compiler","author":"colwell","year":"0","journal-title":"Proc Int Conf Arch Support Program Lang Operat Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.820055"},{"key":"ref5","first-page":"236","article-title":"Register traffic analysis for streamlining inter-operation communication","author":"franklin","year":"0","journal-title":"Proc 25th Annu Int Symp Microarchit"},{"key":"ref8","first-page":"1","article-title":"Intel, HP make EPIC disclosure","volume":"11","author":"gwennap","year":"1997","journal-title":"Microprocessor Rep"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522319"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.15"},{"key":"ref9","article-title":"Xtensa 10 plays well with ARM","author":"gwennap","year":"2013","journal-title":"Microprocessor Rep"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7493716\/07096953.pdf?arnumber=7096953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:55Z","timestamp":1633919695000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7096953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2015.2424699","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}