{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:20:59Z","timestamp":1787012459153,"version":"build-2736575974"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/lca.2015.2435709","type":"journal-article","created":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T15:03:07Z","timestamp":1432134187000},"page":"25-28","source":"Crossref","is-referenced-by-count":21,"title":["Inter-Core Locality Aware Memory Scheduling"],"prefix":"10.1109","volume":"15","author":[{"given":"Dongdong","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Effect of instruction fetch and memory scheduling on GPU performance","author":"lakshminarayana","year":"0","journal-title":"Workshop on Language Compiler and Architecture Support for GPGPU"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.16"},{"key":"ref12","article-title":"Hynix GDDR5 SGRAM Part H5GQ1H24AFR Revision 1.0.","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref15","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref4","article-title":"Inter-core locality aware memory access scheduling","author":"li","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref6","article-title":"Urgency based arbiter","author":"dyke","year":"2009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref2","article-title":"Page stream sorter for DRAM systems","author":"eckert","year":"2008"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MM.2008.31","article-title":"NVIDIA Tesla","volume":"28","author":"lindholm","year":"2008","journal-title":"IEEE Micro"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7493716\/07110523.pdf?arnumber=7110523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T22:34:55Z","timestamp":1633905295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7110523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2015.2435709","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}