{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:35Z","timestamp":1740144635596,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission FP7 projects","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Harnessing Performance Variability","award":["612069 HARPA"],"award-info":[{"award-number":["612069 HARPA"]}]},{"name":"Energy-conscious 3D Server-on-Chip for Green Cloud Services","award":["247779 EuroCloud"],"award-info":[{"award-number":["247779 EuroCloud"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/lca.2015.2445877","type":"journal-article","created":{"date-parts":[[2015,6,16]],"date-time":"2015-06-16T19:16:58Z","timestamp":1434482218000},"page":"58-61","source":"Crossref","is-referenced-by-count":1,"title":["Toward Multi-Layer Holistic Evaluation of System Designs"],"prefix":"10.1109","volume":"15","author":[{"given":"Marios","family":"Kleanthous","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Ozer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiota","family":"Nikolaou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zacharias","family":"Hadjilambrou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155651"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2011.5934917"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531965"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref17","first-page":"500","article-title":"Scale-out processors","author":"lotfi","year":"0","journal-title":"Proc 39th Int Symp Comput Archit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378637"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"article-title":"Ramp: A model for reliability aware microprocessor design","year":"0","author":"srinivasan","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557146"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.20"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189204"},{"article-title":"Cacti 3.0: An integrated cache timing, power, and area model","year":"2001","author":"shivakumar","key":"ref2"},{"article-title":"Evaluating future microprocessors: The SimpleScalar Tool Set","year":"1996","author":"burger","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.71"},{"key":"ref20","first-page":"294","article-title":"Orion: A power-performance simulator for inter-connection networks","author":"wang","year":"0","journal-title":"Proc 35th Int l Symp Microarchitecture"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"article-title":"Boston viridis - arm® microservers","year":"0","author":"limited","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095818"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MM.2006.79","article-title":"Simflex: Statistical sampling of computer architecture simulation","volume":"26","author":"wenisch","year":"0","journal-title":"IEEE Micro"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7493716\/07124427.pdf?arnumber=7124427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:56Z","timestamp":1633919696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7124427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2015.2445877","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}