{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:49:56Z","timestamp":1745387396019,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["DOME EP\/J016330\/1","PAMELA EP\/K008730\/1"],"award-info":[{"award-number":["DOME EP\/J016330\/1","PAMELA EP\/K008730\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Royal Society University Research Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2016,7,1]]},"DOI":"10.1109\/lca.2015.2478784","type":"journal-article","created":{"date-parts":[[2015,9,14]],"date-time":"2015-09-14T14:42:43Z","timestamp":1442241763000},"page":"77-80","source":"Crossref","is-referenced-by-count":7,"title":["Cyclic Power-Gating as an Alternative to Voltage and Frequency Scaling"],"prefix":"10.1109","volume":"15","author":[{"given":"Yaman","family":"Cakmaki","sequence":"first","affiliation":[]},{"given":"Will","family":"Toms","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[]},{"given":"Mikel","family":"Lujan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2013","key":"ref10"},{"journal-title":"The Unabridged Pentium 4 IA32 Processor Genealogy","year":"2004","author":"shanley","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491482"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024745"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref5","first-page":"1054","article-title":"MAPG: Memory access power gating","author":"jeong","year":"0","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"journal-title":"ARM Cortex-A57 MPCore Processor Technical Reference Manual","year":"2014","author":"ltd","key":"ref9"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7797573\/07265016.pdf?arnumber=7265016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:28Z","timestamp":1641987868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7265016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,1]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2015.2478784","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2016,7,1]]}}}