{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:36Z","timestamp":1740144636899,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2015M3C4A7065647"],"award-info":[{"award-number":["NRF-2015M3C4A7065647"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"MSIP","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"IITP","doi-asserted-by":"crossref","award":["KI001810041244"],"award-info":[{"award-number":["KI001810041244"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/lca.2016.2525760","type":"journal-article","created":{"date-parts":[[2016,2,3]],"date-time":"2016-02-03T14:11:59Z","timestamp":1454508719000},"page":"76-79","source":"Crossref","is-referenced-by-count":3,"title":["SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM Architecture"],"prefix":"10.1109","volume":"16","author":[{"given":"Young Hoon","family":"Son","sequence":"first","affiliation":[]},{"given":"Hyunyoon","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Yuhwan","family":"Ro","sequence":"additional","affiliation":[]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"63","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM\n systems","author":"mutlu","year":"0","journal-title":"Proc 35th Annu Int Symp Comput Archit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref19","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"0","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref4","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a\n small fully-associative cache and prefetch buffers","author":"jouppi","year":"0","journal-title":"Proc 17th Annu Int Symp Comput Arch"},{"key":"ref3","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"0","journal-title":"Proc IEEE 19th Int Symp High-Perform Comput Archit"},{"journal-title":"DRAM Circuit Design","year":"2008","author":"keeth","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"journal-title":"DDR4 SDRAM Specification","year":"0","key":"ref20"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7951066\/07397859.pdf?arnumber=7397859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:34Z","timestamp":1641987694000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7397859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2016.2525760","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}