{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:36Z","timestamp":1740144636904,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000646","name":"JSPS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000646","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency\u00a0(DARPA)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Microsystems Technology Office\u00a0(MTO)","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}]},{"DOI":"10.13039\/100000005","name":"Department of Defense","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/lca.2016.2572080","type":"journal-article","created":{"date-parts":[[2016,5,24]],"date-time":"2016-05-24T18:15:06Z","timestamp":1464113706000},"page":"60-63","source":"Crossref","is-referenced-by-count":4,"title":["Mitigating Power Contention: A Scheduling Based Approach"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7221-0742","authenticated-orcid":false,"given":"Hiroshi","family":"Sasaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Augusto","family":"Vega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772991"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"ref13","first-page":"164","article-title":"Balancing thoughput\n and fairness in SMT processors","author":"lun","year":"0","journal-title":"Proc IEEE Int Symp Performance Anal Syst Softw"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370833"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref5","first-page":"51","article-title":"Coordinated\n power-performance optimization in manycores","author":"sasaki","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref8","first-page":"1","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM CAN"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref1","first-page":"111","article-title":"Fair cache sharing and\n partitioning in a chip multiprocessor architecture","author":"kim","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1352592.1352594"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/10208\/7951066\/7478014-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7951066\/07478014.pdf?arnumber=7478014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:59Z","timestamp":1649443919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7478014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2016.2572080","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}