{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:33Z","timestamp":1783036233534,"version":"3.54.6"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/lca.2016.2577557","type":"journal-article","created":{"date-parts":[[2016,6,7]],"date-time":"2016-06-07T18:09:51Z","timestamp":1465322991000},"page":"46-50","source":"Crossref","is-referenced-by-count":98,"title":["LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"],"prefix":"10.1109","volume":"16","author":[{"given":"Amirali","family":"Boroumand","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minesh","family":"Patel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan","family":"Hassan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brandon","family":"Lucia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishna T.","family":"Malladi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzhong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853204"},{"key":"ref35","year":"0"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","author":"binkert","year":"2011","journal-title":"Comp Arch News"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref12","first-page":"41","article-title":"The NON-VON database machine: A brief overview","volume":"4","author":"shaw","year":"1981","journal-title":"IEEE Database Eng Bull"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508255"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref19","year":"2013","journal-title":"High-bandwidth Memory (HBM) DRAM"},{"key":"ref28","article-title":"Sort vs. Hash join revisited for near-memory execution","author":"mirzadeh","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"ref3","first-page":"113","article-title":"Practical near-data processing for in-memory analytics frameworks","author":"gao","year":"2015","journal-title":"Proc Int Conf Parallel Archit Compil"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"},{"key":"ref5","article-title":"3D-stacked memory-side acceleration: Accelerator and system design","author":"guo","year":"2014","journal-title":"Proc Workshop Near Data Process"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref20","year":"2014","journal-title":"Hybrid memory cube specification 2 0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600222"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"ref26","year":"0"},{"key":"ref25","first-page":"27","article-title":"The VoltDB Main Memory DBMS","volume":"36","author":"stonebraker","year":"2013","journal-title":"IEEE Data Eng Bull"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/10208\/7951066\/7485993-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7951066\/07485993.pdf?arnumber=7485993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:59Z","timestamp":1649443919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7485993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2016.2577557","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}