{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:36Z","timestamp":1763468316787,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1422401"],"award-info":[{"award-number":["CNS-1422401"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/lca.2016.2590549","type":"journal-article","created":{"date-parts":[[2016,7,12]],"date-time":"2016-07-12T20:38:27Z","timestamp":1468355907000},"page":"22-25","source":"Crossref","is-referenced-by-count":6,"title":["Covert Channels on GPGPUs"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0468-3032","authenticated-orcid":false,"given":"Hoda","family":"Naghibijouybari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nael","family":"Abu-Ghazaleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref13","article-title":"Side channel attacks on GPUs","author":"mukherjee","year":"2015","journal-title":"Proc 6th Annu Boston Area Archit Workshop"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2011.40"},{"year":"2012","key":"ref15","article-title":"NVIDIA’s next generation\n CUDA compute architecture: Kepler GK110"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2445337"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830819"},{"article-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref18"},{"key":"ref19","article-title":"CUDA\n leaks: Information leakage in GPU architecture","author":"di pietro","year":"2013","journal-title":"arXiv 1305 7383v"},{"key":"ref4","first-page":"1","article-title":"Using GPU to exploit parallelism on\n cryptography","author":"detomini","year":"2011","journal-title":"Proc 6th Iberian Conf Inf Syst Technol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"journal-title":"GPU Computing Gems Emerald Edition","year":"2011","author":"hwu","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"ref2","first-page":"1037","article-title":"Peeking\n into your app without actually seeing it: UI state inference and novel Android attacks","author":"chen","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161242"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446081"},{"key":"ref20","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref21","article-title":"Simultaneous multikernel: Fine-grained sharing of GPGPUs","author":"wang","year":"2015","journal-title":"IEEE Comput Archit Lett"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.29"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/10208\/7951066\/7509650-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7951066\/07509650.pdf?arnumber=7509650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:58Z","timestamp":1649443918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7509650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2016.2590549","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}