{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:37Z","timestamp":1740144637383,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001729","name":"Swedish Foundation for Strategic Research (SSF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001729","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SCHEME project","award":["RIT10-0033"],"award-info":[{"award-number":["RIT10-0033"]}]},{"DOI":"10.13039\/501100000781","name":"European Research Council (ERC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"MECCA project","award":["340328"],"award-info":[{"award-number":["340328"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,7,1]]},"DOI":"10.1109\/lca.2016.2606593","type":"journal-article","created":{"date-parts":[[2017,2,17]],"date-time":"2017-02-17T19:53:39Z","timestamp":1487361219000},"page":"145-148","source":"Crossref","is-referenced-by-count":2,"title":["Runtime-Assisted Global Cache Management for Task-Based Parallel Programs"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9783-8357","authenticated-orcid":false,"given":"Madhavan","family":"Manivannan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Pericas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilis","family":"Papaefstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4280-3843","authenticated-orcid":false,"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555290"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465443"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.71"},{"key":"ref16","first-page":"379","article-title":"Runtime-guided management of hybrid memory hierarchies in multicore architectures","author":"alvarez","year":"2015","journal-title":"Proc Int Conf Parallel Archit Compil"},{"key":"ref17","first-page":"29","article-title":"Runtime-aware architectures: A first approach","volume":"1","author":"valero","year":"2014","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597674"},{"key":"ref19","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"Proc Int Conf High Performance Comput Netw Storage Anal"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/107971.107981"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/2370816.2370860","article-title":"Introducing Hierarchy-Awareness in Replacement and Bypass Algorithms for Last-Level Caches","author":"mainak chaudhuri","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"year":"2016","key":"ref20"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8240814\/07858580.pdf?arnumber=7858580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,24]],"date-time":"2022-07-24T11:23:41Z","timestamp":1658661821000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,1]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2016.2606593","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2017,7,1]]}}}