{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:37Z","timestamp":1740144637294,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2017,7,1]]},"DOI":"10.1109\/lca.2017.2670539","type":"journal-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T19:13:37Z","timestamp":1487272417000},"page":"141-144","source":"Crossref","is-referenced-by-count":8,"title":["Resistive Address Decoder"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5248-3997","authenticated-orcid":false,"given":"Leonid","family":"Yavits","sequence":"first","affiliation":[]},{"given":"Uri","family":"Weiser","sequence":"additional","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"journal-title":"VLSI-Design of Non-Volatile Memories","year":"2005","author":"campardo","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2374597"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527447"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155660"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"ref1","article-title":"Race to Exascale: Opportunities and challenges","author":"sodani","year":"0","journal-title":"Proc MICRO Keynote"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8240814\/07857764.pdf?arnumber=7857764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:04Z","timestamp":1642004704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7857764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,1]]},"references-count":8,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2017.2670539","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2017,7,1]]}}}