{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T17:21:56Z","timestamp":1750785716184,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011821","name":"Ministry of Education \u2013 Kingdom of Saudi Arabi","doi-asserted-by":"publisher","award":["NRF-2015R1D1A1A09061079"],"award-info":[{"award-number":["NRF-2015R1D1A1A09061079"]}],"id":[{"id":"10.13039\/501100011821","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1109\/lca.2017.2700298","type":"journal-article","created":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T18:23:01Z","timestamp":1493749381000},"page":"5-8","source":"Crossref","is-referenced-by-count":26,"title":["HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8572-4184","authenticated-orcid":false,"given":"Dong-Ik","family":"Jeon","sequence":"first","affiliation":[]},{"given":"Kyeong-Bin","family":"Park","sequence":"additional","affiliation":[]},{"given":"Ki-Seok","family":"Chung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2001.933707"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1152923.1024298"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"year":"2016","key":"ref7","article-title":"Hybrid memory cube specification 2.1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref9","article-title":"CasHMC: A cycle-accurate simulator for hybrid memory cube","author":"jeon","year":"2016","journal-title":"IEEE Comput Archit Lett"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8316264\/07917248.pdf?arnumber=7917248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:13Z","timestamp":1642004893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7917248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2017.2700298","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2018,1,1]]}}}