{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T23:42:29Z","timestamp":1770334949602,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1109\/lca.2017.2714667","type":"journal-article","created":{"date-parts":[[2017,6,12]],"date-time":"2017-06-12T18:06:57Z","timestamp":1497290817000},"page":"21-24","source":"Crossref","is-referenced-by-count":12,"title":["Accelerator for Sparse Machine Learning"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5248-3997","authenticated-orcid":false,"given":"Leonid","family":"Yavits","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554785"},{"key":"ref12","first-page":"380","article-title":"A processor array for factorization of unstructured sparse networks","author":"kieckhager","year":"0","journal-title":"Proc IEEE Antennas Propagation Soc Int Symp"},{"key":"ref13","first-page":"3","article-title":"A 14nm logic technology featuring 2nd\n generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size","author":"natarajan","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2370055"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.56"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(93)90004-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.963416"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(92)90007-T"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858395"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(85)90033-4"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8316264\/07946089.pdf?arnumber=7946089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:12Z","timestamp":1642004892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7946089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2017.2714667","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2018,1,1]]}}}