{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T01:50:22Z","timestamp":1771465822271,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DARPA Non-Volatile Logic program"},{"name":"NSF SPX","award":["1725420"],"award-info":[{"award-number":["1725420"]}]},{"name":"C-SPIN"},{"DOI":"10.13039\/100007245","name":"MARCO","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1109\/lca.2017.2751042","type":"journal-article","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T18:13:45Z","timestamp":1505153625000},"page":"42-46","source":"Crossref","is-referenced-by-count":64,"title":["Efficient In-Memory Processing Using Spintronics"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4096-7000","authenticated-orcid":false,"given":"Zamshed","family":"Chowdhury","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan D.","family":"Harms","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. Karen","family":"Khatamifard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7574-8975","authenticated-orcid":false,"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Lv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew P.","family":"Lyle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5353-2364","authenticated-orcid":false,"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488889"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"ref12","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598115"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763068"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2457393"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","year":"2017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.3499427"},{"key":"ref5","article-title":"General structure for computational random access memory (CRAM)","author":"wang","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.1857655"},{"key":"ref2","year":"2011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1119"},{"key":"ref1","first-page":"1","article-title":"A processing in memory taxonomy and a case for studying fixed-function PIM","author":"loh","year":"2013","journal-title":"Proc Workshop Near-Data Process Conjunction MICRO"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2374597"},{"key":"ref22","first-page":"9","article-title":"Hybrid CMOS\/Nanodevice circuits with tightly integrated memory and logic functionality","volume":"2","author":"strukov","year":"2011","journal-title":"Nanotech"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001191"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/10208\/8316264\/8031326-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8316264\/08031326.pdf?arnumber=8031326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:59Z","timestamp":1649443919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8031326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2017.2751042","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2018,1,1]]}}}