{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T23:17:15Z","timestamp":1769815035705,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1109\/lca.2017.2783918","type":"journal-article","created":{"date-parts":[[2017,12,15]],"date-time":"2017-12-15T22:22:05Z","timestamp":1513376525000},"page":"88-91","source":"Crossref","is-referenced-by-count":21,"title":["EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4391-2774","authenticated-orcid":false,"given":"Hao","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"ref12","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref13","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","volume":"2011","author":"bienia","year":"2009","journal-title":"Proc of the 4th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161190"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537665"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"ref6","first-page":"61","article-title":"Ultra fine-grained run-time NN\/C gating of on-chip routers for CMPs","author":"matsutani","year":"2010","journal-title":"Proc 4th ACM\/IEEE Int Symp Netw -on-Chip NOCS10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref8","first-page":"1","article-title":"Power-aware NoCs through routing and topology reconfiguration","author":"parikh","year":"2014","journal-title":"Proc 51st Des Autom Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744824"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8316264\/08214244.pdf?arnumber=8214244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:12Z","timestamp":1642004892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8214244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2017.2783918","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2018,1,1]]}}}