{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T13:00:24Z","timestamp":1769778024816,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672317"],"award-info":[{"award-number":["61672317"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2016ZX01012101"],"award-info":[{"award-number":["2016ZX01012101"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/lca.2018.2828402","type":"journal-article","created":{"date-parts":[[2018,4,19]],"date-time":"2018-04-19T14:11:21Z","timestamp":1524147081000},"page":"147-150","source":"Crossref","is-referenced-by-count":0,"title":["Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0786-9350","authenticated-orcid":false,"given":"Zhaoshi","family":"Li","sequence":"first","affiliation":[{"name":"National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554761"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872415"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","author":"harris","year":"2010","journal-title":"Transactional Memory"},{"key":"ref5","first-page":"217","article-title":"ForeGraph: Exploring large-scale graph processing on multi-FPGA architecture","author":"dai","year":"2017","journal-title":"Proc ACM\/SIGDA Int Symp Field-Programmable Gate Arrays"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694359"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021733"},{"key":"ref7","author":"herlihy","year":"2008","journal-title":"The Art of Multiprocessor Programming"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847343"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8318337\/08341482.pdf?arnumber=8341482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T21:22:27Z","timestamp":1769721747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2018.2828402","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}