{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:14:40Z","timestamp":1759133680345,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Next Generation Information Computing Development Program"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Ministry of Science, ICT & Future Planning","award":["NRF-2015M3C4A7065522"],"award-info":[{"award-number":["NRF-2015M3C4A7065522"]}]},{"name":"Industry-Academy joint research program"},{"name":"Samsung Electronics and Yonsei University"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/lca.2018.2841835","type":"journal-article","created":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T18:32:47Z","timestamp":1527618767000},"page":"163-166","source":"Crossref","is-referenced-by-count":7,"title":["Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3096-755X","authenticated-orcid":false,"given":"Ji-Tae","family":"Yun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9824-7236","authenticated-orcid":false,"given":"Su-Kyung","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0264-0979","authenticated-orcid":false,"given":"Jeong-Geun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0374-8853","authenticated-orcid":false,"given":"Bernd","family":"Burgstaller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2642-6662","authenticated-orcid":false,"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240591"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2107756.2107760"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref16","first-page":"21","article-title":"Rethinking database algorithms for phase change memory","author":"chen","year":"0","journal-title":"Proc CIDR"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2701429"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref8","first-page":"1","article-title":"Access map\n pattern matching for high performance data cache prefetch","volume":"13","author":"ishii","year":"2011","journal-title":"Instruction-Level Parallelism"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2538229"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8318337\/08368305.pdf?arnumber=8368305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:16Z","timestamp":1642004296000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2018.2841835","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}