{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T17:58:13Z","timestamp":1773511093340,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF","award":["CCF-1217738"],"award-info":[{"award-number":["CCF-1217738"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/lca.2018.2863281","type":"journal-article","created":{"date-parts":[[2018,8,6]],"date-time":"2018-08-06T22:27:25Z","timestamp":1533594445000},"page":"192-196","source":"Crossref","is-referenced-by-count":11,"title":["ARSENAL: Architecture for Secure Non-Volatile Memories"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1915-2763","authenticated-orcid":false,"given":"Shivam","family":"Swami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","author":"dang","year":"2008","journal-title":"Recommendation for Applications Using Approved Hash Algorithms"},{"key":"ref10","article-title":"STASH:\n Security architecture for smart hybrid memories","author":"swami","year":"2018","journal-title":"Proc Annu Conf Des Autom"},{"key":"ref11","first-page":"179","article-title":"Improving cost, performance, and security of memory\n encryption and authentication","author":"yan","year":"2006","journal-title":"Proc 33th Annu Int Symp Comput Archit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.124"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177155"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"ref16","article-title":"PoisonIvy: Safe speculation for secure memory","author":"lehman","year":"2016","journal-title":"Proc 49th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"ref18","first-page":"323","article-title":"NOVA: A Log-structured file system for hybrid volatile\/non-volatile main memories","author":"xu","year":"2016","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref19","first-page":"216","article-title":"Loose-ordering consistency for persistent memory","author":"lu","year":"2014","journal-title":"Proc IEEE 32nd Int Conf Comput Des"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref27","first-page":"1050","article-title":"Marss-x86: A Qemu-based micro-architectural\n and systems simulator for x86 multicore processors","author":"patel","year":"2011","journal-title":"Proc ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"ref29","year":"2006"},{"key":"ref5","first-page":"33","article-title":"DEUCE: Write-efficient encryption for\n non-volatile memories","author":"young","year":"2015","journal-title":"Proc Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"ref7","first-page":"1","article-title":"ASSURE: Authentication scheme for secure energy efficient non-volatile memories","author":"rakshit","year":"2017","journal-title":"Proc ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref9","article-title":"ACME: Advanced counter mode encryption for secure non-volatile memories","author":"swami","year":"2018","journal-title":"Proc Annu Conf Des Autom"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3050440"},{"key":"ref21","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref24","first-page":"565","article-title":"DRAMA: Exploiting DRAM addressing for\n cross-CPU attacks","author":"pessl","year":"2016","journal-title":"Proc Usenix Security Symp"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref26","first-page":"339","article-title":"Efficient memory integrity verification and\n encryption for secure processors","author":"suh","year":"2003","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/10208\/8318337\/8425743-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8318337\/08425743.pdf?arnumber=8425743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:59Z","timestamp":1649443919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8425743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":30,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2018.2863281","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}