{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:41Z","timestamp":1740144641189,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union","doi-asserted-by":"crossref","award":["688540"],"award-info":[{"award-number":["688540"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/lca.2019.2893189","type":"journal-article","created":{"date-parts":[[2019,1,16]],"date-time":"2019-01-16T20:03:34Z","timestamp":1547669014000},"page":"26-29","source":"Crossref","is-referenced-by-count":3,"title":["Shimmer: Implementing a Heterogeneous-Reliability DRAM Framework on a Commodity Server"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1513-3143","authenticated-orcid":false,"given":"Konstantinos","family":"Tovletoglou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lev","family":"Mukhanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0217-8307","authenticated-orcid":false,"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5693-8503","authenticated-orcid":false,"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/360128.360134","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proc of the ACM\/IEEE Int Symp on Microarchitecture"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/HOTCHIPS.2014.7478817"},{"year":"2015","article-title":"MT18JSF1G72AZ-1G9–8GB","key":"ref12"},{"year":"2012","article-title":"Intel Xeon processor e5–1600\/2400\/2600\/4600 (e5-product family) product families datasheet, volume two","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1145\/2854038.2854058","article-title":"Towards automatic significance analysis for approximate computing","author":"vassiliadis","year":"2016","journal-title":"Proc Int Symp Code Generation Optimization"},{"key":"ref15","first-page":"279","article-title":"LMbench: Portable tools for performance analysis","author":"mcvoy","year":"1996","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/SUPERC.1992.236665"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CASES.2015.7324549"},{"key":"ref3","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc Int Symp Comput Archit"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2485922.2485929"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DSN.2015.58"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2818950.2818964"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1145\/1961295.1950391","article-title":"Flikker: Saving DRAM refresh-power through critical data partitioning","volume":"39","author":"liu","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3078505.3078590"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2503210.2503215"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1177\/1094342017718612"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8610345\/08613828.pdf?arnumber=8613828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:33Z","timestamp":1657745733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8613828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2893189","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}