{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T17:10:53Z","timestamp":1781370653817,"version":"3.54.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Council"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/lca.2019.2899306","type":"journal-article","created":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T20:07:10Z","timestamp":1550174830000},"page":"43-46","source":"Crossref","is-referenced-by-count":38,"title":["RTSim: A Cycle-Accurate Simulator for Racetrack Memories"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5130-9855","authenticated-orcid":false,"given":"Asif Ali","family":"Khan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2763-8755","authenticated-orcid":false,"given":"Fazal","family":"Hameed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7021-7577","authenticated-orcid":false,"given":"Robin","family":"Blasing","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stuart","family":"Parkin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344612"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750388"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref18","first-page":"100","article-title":"Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power","author":"zhang","year":"2015","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.41"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3180665.3180672"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8610345\/08642352.pdf?arnumber=8642352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:34Z","timestamp":1657745734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8642352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2899306","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}