{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:24:11Z","timestamp":1774121051737,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-AC52-06NA25396"],"award-info":[{"award-number":["DE-AC52-06NA25396"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006168","name":"National Nuclear Security Administration","doi-asserted-by":"publisher","award":["DE-AC52-06NA25396"],"award-info":[{"award-number":["DE-AC52-06NA25396"]}],"id":[{"id":"10.13039\/100006168","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/lca.2019.2904497","type":"journal-article","created":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T22:42:22Z","timestamp":1552430542000},"page":"55-58","source":"Crossref","is-referenced-by-count":33,"title":["PPT-GPU: Scalable GPU Performance Modeling"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5186-3012","authenticated-orcid":false,"given":"Yehia","family":"Arafa","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8027-1449","authenticated-orcid":false,"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[]},{"given":"Gopinath","family":"Chennupati","sequence":"additional","affiliation":[]},{"given":"Nandakishore","family":"Santhi","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Eidenbenz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2014","journal-title":"NVIDIA Visual Profiler Userss Guide"},{"key":"ref11","year":"2018","journal-title":"Parallel Thread Execution ISA Userss Guide"},{"key":"ref12","article-title":"Analyzing GPGPU pipeline latency","author":"andersch","year":"2014","journal-title":"Proc 10th Int Summer School Adv Comput Archit Compilation HP Embedded Syst"},{"key":"ref13","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.31274\/etd-180810-5340","article-title":"Adaptation of a GPU simulator for modern architectures","author":"hall","year":"2016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3270315"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.04.002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751220"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749745"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2015.7408405"},{"key":"ref5","author":"chennupati","year":"2017","journal-title":"Performance Prediction Toolkit (PPT)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.4108\/eai.14-12-2015.2262575"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145819"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"ref9","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2017.8247842"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926956"},{"key":"ref21","first-page":"114","article-title":"A scalable analytical memory model for CPU performance prediction","author":"chennupati","year":"2017","journal-title":"Proc 1st Int Workshop Perform Model Benchmark Simul High Perform Comput Syst"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/10208\/8610345\/8665984-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8610345\/08665984.pdf?arnumber=8665984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:34Z","timestamp":1657745734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8665984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2904497","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}