{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,24]],"date-time":"2025-07-24T11:20:31Z","timestamp":1753356031388,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/lca.2019.2908374","type":"journal-article","created":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T18:57:52Z","timestamp":1553885872000},"page":"63-66","source":"Crossref","is-referenced-by-count":8,"title":["A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9117-5265","authenticated-orcid":false,"given":"He","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8705-134X","authenticated-orcid":false,"given":"Jianhui","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2333-3580","authenticated-orcid":false,"given":"Youhui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref11","first-page":"1009","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"xia","year":"2018","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"ref17","article-title":"Ristretto: Hardware-oriented approximation of convolutional neural networks","author":"gysel","year":"2016","journal-title":"CoRR"},{"key":"ref18","article-title":"Automatic differentiation in PyTorch","author":"paszke","year":"0","journal-title":"NIPS-W"},{"key":"ref19","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.48"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref22","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2016","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8610345\/08676276.pdf?arnumber=8676276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:34Z","timestamp":1657745734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8676276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2908374","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}