{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:40Z","timestamp":1740144640350,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/lca.2019.2916328","type":"journal-article","created":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T20:01:00Z","timestamp":1557864060000},"page":"178-181","source":"Crossref","is-referenced-by-count":7,"title":["Isolating Speculative Data to Prevent Transient Execution Attacks"],"prefix":"10.1109","volume":"18","author":[{"given":"Kristin","family":"Barber","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6711-1280","authenticated-orcid":false,"given":"Anys","family":"Bacha","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5722-2574","authenticated-orcid":false,"given":"Li","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yinqian","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6474-2201","authenticated-orcid":false,"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Safespec: Banishing the spectre of a meltdown with leakage-free speculation","volume":"abs 1806 5179","author":"khasawneh","year":"2018","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MICRO.2018.00042"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/11605805_1"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/HPCA.2019.00043"},{"key":"ref11","first-page":"395","article-title":"Context-sensitive fencing: Securing speculative execution via microcode customization","author":"mohammadkazem","year":"2019","journal-title":"Proc Conf Architectural Support for Programming Languages and Operating Systems"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref8","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","author":"canella","year":"2019","journal-title":"Proc 28th USENIX Security Symp"},{"key":"ref7","article-title":"SMoTherSpectre: Exploiting speculative execution through port contention","volume":"abs 1903 1843","author":"bhattacharyya","year":"2019","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SP.2019.00002"},{"key":"ref9","first-page":"719","article-title":"Flush+reload: A high resolution, low noise, L3 cache side-channel attack","volume":"2013","author":"yarom","year":"2014","journal-title":"Proc Usenix Security Symp"},{"key":"ref1","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc 27th USENIX Conf Secur Symp"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8748225\/08714070.pdf?arnumber=8714070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:33Z","timestamp":1657745733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714070\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":11,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2916328","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}