{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T01:50:46Z","timestamp":1768528246350,"version":"3.49.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/lca.2019.2924622","type":"journal-article","created":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T17:11:59Z","timestamp":1561482719000},"page":"103-106","source":"Crossref","is-referenced-by-count":6,"title":["Rusty: Runtime System Predictability Leveraging LSTM Neural Networks"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6147-6908","authenticated-orcid":false,"given":"Dimosthenis","family":"Masouros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3151-2730","authenticated-orcid":false,"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2017.29"},{"key":"ref11","article-title":"Predictable performance and fairness through accurate slowdown estimation in shared main memory systems","volume":"abs 1805 5926","author":"subramanian","year":"2018","journal-title":"CoRR"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190511"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190543"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2967360.2967375"},{"key":"ref15","article-title":"Learning memory access patterns","volume":"abs 1803 2329","author":"hashemi","year":"2018","journal-title":"CoRR"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2017.8323597"},{"key":"ref17","first-page":"2825","article-title":"Scikit-learn: Machine learning in python","volume":"12","author":"pedregosa","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11261-4_11"},{"key":"ref5","year":"0","journal-title":"Processor counter monitor (PCM)"},{"key":"ref8","first-page":"12","article-title":"Evaluating the effectiveness of model-based power characterization","volume":"20","author":"mccullough","year":"2011","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2749475"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451125"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2494232.2465756"},{"key":"ref20","article-title":"Intel performance counter monitor-a better way to measure cpu utilization","author":"willhalm","year":"2012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704667"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOMW.2018.8406842"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8748225\/08744240.pdf?arnumber=8744240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:33Z","timestamp":1657745733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8744240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2924622","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}