{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:18:17Z","timestamp":1764937097871,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2017R1C1B2008571"],"award-info":[{"award-number":["NRF-2017R1C1B2008571"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"Institute for Information and communications Technology Promotion","doi-asserted-by":"publisher","award":["2014-0-00065"],"award-info":[{"award-number":["2014-0-00065"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF","award":["NSF-1705047"],"award-info":[{"award-number":["NSF-1705047"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/lca.2019.2942914","type":"journal-article","created":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T01:17:26Z","timestamp":1569287846000},"page":"141-144","source":"Crossref","is-referenced-by-count":5,"title":["Exploiting OS-Level Memory Offlining for DRAM Power Management"],"prefix":"10.1109","volume":"18","author":[{"given":"Seunghak","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0837-0877","authenticated-orcid":false,"given":"Daehoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2016.2558203"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870427"},{"article-title":"Cacti 5.1","year":"2008","author":"thoziyoor","key":"ref11"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1145\/1669112.1669156","article-title":"Eskimo - energy savings using semantic knowledge of inconsequential memory occupancy for dram subsystem","author":"isen","year":"2009","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.99"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref7","first-page":"105","article-title":"Power aware page allocation","author":"lebeck","year":"2012","journal-title":"Proc Conf Architectural Support for Programming Languages and Operating Systems"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"journal-title":"Micron Technology Inc","article-title":"SDRAM, 4Gb: x4, x8, x16 DDR4 SDRAM Features, white paper","year":"2014","key":"ref1"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8748225\/08846095.pdf?arnumber=8846095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:55:33Z","timestamp":1657745733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8846095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2942914","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}