{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:23:23Z","timestamp":1774121003628,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/lca.2019.2944810","type":"journal-article","created":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T19:50:50Z","timestamp":1569959450000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Performance and Fairness Improvement on CMPs Considering Bandwidth and Cache Utilization"],"prefix":"10.1109","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1841-5656","authenticated-orcid":false,"given":"Theodoros","family":"Marinakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0985-3045","authenticated-orcid":false,"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254792"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2620977"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"ref13","first-page":"1","article-title":"Dynamic classification of program memory behaviors in CMPs","author":"xie","year":"2008","journal-title":"Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnect"},{"key":"ref14","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"ref17","first-page":"19","article-title":"A survey of memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1997","journal-title":"IEEE TCCA Newslett"},{"key":"ref18","article-title":"The pchase benchmark page","author":"pase","year":"2008"},{"key":"ref19","article-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","author":"jin","year":"1999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2749475"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346299"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/1854273.1854306","article-title":"On mitigating memory bandwidth contention through bandwidth-aware scheduling","author":"xu","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872394"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.48"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2428694"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1145\/1454115.1454145","article-title":"Adaptive Insertion Policies for Managing Shared Caches","author":"aamer jaleel","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050758"},{"key":"ref20","article-title":"PolyBench: The polyhedral benchmark suite","author":"pouchet","year":"2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/8748225\/08854176.pdf?arnumber=8854176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:33Z","timestamp":1657745253000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8854176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2019.2944810","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}