{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:19:36Z","timestamp":1767705576853,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100008676","name":"CMC Microsystems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/lca.2020.3008288","type":"journal-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T20:28:24Z","timestamp":1594326504000},"page":"105-109","source":"Crossref","is-referenced-by-count":14,"title":["MCsim: An Extensible DRAM Memory Controller Simulator"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0945-1671","authenticated-orcid":false,"given":"Reza","family":"Mirosanlou","sequence":"first","affiliation":[]},{"given":"Danlu","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Hassan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7331-804X","authenticated-orcid":false,"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"article-title":"Macsim: A cpu-gpu heterogeneous simulation framework user guide","year":"2012","author":"kim","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357539"},{"article-title":"CMP memory modeling: How much does accuracy matter?","year":"2009","author":"srinivasan","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"year":"0","key":"ref16","article-title":"Mcsim: An extensible dram memory controller simulator"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2010","author":"jacob","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref19","first-page":"1050","article-title":"MCxplore: Automating the validation process of DRAM memory controller designs","volume":"37","author":"hassan","year":"2018","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3158208"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00-15"},{"article-title":"DRSIM: A platform for flexible dram system research","year":"2012","author":"jeong","key":"ref8"},{"article-title":"USIMM: The utah simulated memory module","year":"2012","author":"chatterjee","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9146252\/09137661.pdf?arnumber=9137661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:01:08Z","timestamp":1651078868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9137661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3008288","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}