{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:43Z","timestamp":1740144643194,"version":"3.37.3"},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2019R1C1C1005166"],"award-info":[{"award-number":["NRF-2019R1C1C1005166"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/lca.2020.3015613","type":"journal-article","created":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T22:14:36Z","timestamp":1597184076000},"page":"122-125","source":"Crossref","is-referenced-by-count":0,"title":["A Study of Memory Placement on Hardware-Assisted Tiered Memory Systems"],"prefix":"10.1109","volume":"19","author":[{"given":"Wonkyo","family":"Choe","sequence":"first","affiliation":[]},{"given":"Jonghyeon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jeongseob","family":"Ahn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Intel optane data center persistent memory","author":"looi","year":"2019","journal-title":"HotChips Symp High-Performance Chips"},{"year":"2019","key":"ref3","article-title":"Intel memory latency checker v3.7"},{"article-title":"Automatic NUMA balancing","year":"2014","author":"van riel","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482101"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2814328"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9146252\/09165024.pdf?arnumber=9165024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:01:08Z","timestamp":1651078868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9165024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":5,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3015613","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}