{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T03:58:09Z","timestamp":1770350289668,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/lca.2020.3019343","type":"journal-article","created":{"date-parts":[[2020,8,25]],"date-time":"2020-08-25T20:33:35Z","timestamp":1598387615000},"page":"130-133","source":"Crossref","is-referenced-by-count":8,"title":["Harnessing Pairwise-Correlating Data Prefetching With Runahead Metadata"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4250-1623","authenticated-orcid":false,"given":"Fatemeh","family":"Golshan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6648-1773","authenticated-orcid":false,"given":"Mohammad","family":"Bakhshalipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehran","family":"Shakerinava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9798-6966","authenticated-orcid":false,"given":"Ali","family":"Ansari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3293-8274","authenticated-orcid":false,"given":"Pejman","family":"Lotfi-Kamran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.13"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1145\/3289187","article-title":"Reducing writebacks through in-cache displacement","volume":"24","author":"bakhshalipour","year":"2019","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref10","article-title":"Multi-lookahead offset prefetching","author":"shakerinava","year":"2019","journal-title":"The Third Data Prefetching Championship"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.33"},{"key":"ref12","first-page":"65","article-title":"Divide and conquer frontend bottleneck","author":"ansari","year":"2020","journal-title":"Proc ACM\/IEEE Annu Int Symp Comput Archit"},{"key":"ref13","article-title":"MANA: Microarchitecting an instruction prefetcher","author":"ansari","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694794"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/3392151","article-title":"DSM: A case for hardware-assisted merging of DRAM rows with same content","volume":"4","author":"vakil ghahani","year":"2020","journal-title":"Proc ACM Meas Anal Comput Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"ref29","first-page":"99","article-title":"Temporal streams in commercial server applications","author":"wenisch","year":"2008","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref5","article-title":"Scale-out processors & energy efficiency","author":"esmaili-dokht","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3312740"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2200\/S00581ED1V01Y201405CAC028"},{"key":"ref20","article-title":"Accurately and maximally prefetching spatial data access patterns with bingo","author":"bakhshalipour","year":"2019","journal-title":"The Third Data Prefetching Championship"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183549"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2821144"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2654347"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9146252\/09177277.pdf?arnumber=9177277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:01:08Z","timestamp":1651078868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9177277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3019343","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}