{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:30:46Z","timestamp":1774121446811,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF CAREER","award":["CCF-1846046"],"award-info":[{"award-number":["CCF-1846046"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSR-1704742"],"award-info":[{"award-number":["CSR-1704742"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF\/Intel CAPA","award":["CCF-1723715"],"award-info":[{"award-number":["CCF-1723715"]}]},{"name":"Sloan Research Fellowship"},{"name":"Microsoft Research Fellowship"},{"name":"John and Norma Balen Sesquisentennial Faculty Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/lca.2020.3020064","type":"journal-article","created":{"date-parts":[[2020,8,28]],"date-time":"2020-08-28T20:12:50Z","timestamp":1598645570000},"page":"134-138","source":"Crossref","is-referenced-by-count":12,"title":["Dagger: Towards Efficient RPCs in Cloud Microservices With Near-Memory Reconfigurable NICs"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9355-9222","authenticated-orcid":false,"given":"Nikita","family":"Lazarev","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1126-5920","authenticated-orcid":false,"given":"Neil","family":"Adit","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6901-8837","authenticated-orcid":false,"given":"Shaojie","family":"Xiang","sequence":"additional","affiliation":[]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7779-4134","authenticated-orcid":false,"given":"Christina","family":"Delimitrou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Datacenter RPCs can be general and fast","author":"kalia","year":"2019","journal-title":"Proc 16th USENIX Conf Netw Syst Des Implementation"},{"key":"ref11","first-page":"437","article-title":"Design guidelines for high performance RDMA systems","author":"kalia","year":"2016","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref12","first-page":"185","article-title":"FaSST: Fast, scalable and simple distributed transactions with two-sided (RDMA) datagram RPCs","author":"kalia","year":"2016","journal-title":"Proc 12th USENIX Symp Operating Syst Des Implementation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541965"},{"key":"ref15","first-page":"663","article-title":"Floem: A programming system for NIC-accelerated network applications","author":"phothilimthana","year":"2018","journal-title":"Proc 11th USENIX Conf Operating Syst Des Implementation"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378501"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577319"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"ref19","first-page":"1","article-title":"$\\mu$? Suite: A benchmark suite for microservices","author":"sriraman","year":"2018","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref4","first-page":"49","article-title":"IX: A protected dataplane operating system for high throughput and low latency","author":"belay","year":"2014","journal-title":"Proc 11th USENIX Symp Operating Syst Des Implementation"},{"key":"ref3","first-page":"93","article-title":"Enabling programmable transport protocols in high-speed NICs","author":"arashloo","year":"2020","journal-title":"Proc 5th USENIX Symp Netw Syst Des Implementation"},{"key":"ref6","first-page":"345","article-title":"NICA: An infrastructure for inline acceleration of network applications","author":"eran","year":"2019","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref5","first-page":"401","article-title":"FaRM: Fast remote memory","author":"dragojevi?","year":"2014","journal-title":"Proc 10th USENIX Symp Netw Syst Des Implementation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"ref7","first-page":"333","article-title":"Network interface design for low latency request-response protocols","author":"flajslik","year":"2013","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358278"},{"key":"ref1","article-title":"Compute express link (CXL) specification","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522722"},{"key":"ref20","first-page":"177","article-title":"$\\mu$?Tune: Auto-tuned threading for OLDI microservices","author":"sriraman","year":"2018","journal-title":"Proc 12th USENIX Symp Operating Syst Des Implementation"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2013.80"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00027"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/9146252\/9180035-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9146252\/09180035.pdf?arnumber=9180035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:01:09Z","timestamp":1651078869000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":22,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3020064","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}