{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:06:12Z","timestamp":1758891972255,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/lca.2020.3035068","type":"journal-article","created":{"date-parts":[[2020,10,30]],"date-time":"2020-10-30T20:35:15Z","timestamp":1604090115000},"page":"147-150","source":"Crossref","is-referenced-by-count":20,"title":["Rebasing Instruction Prefetching: An Industry Perspective"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5952-0276","authenticated-orcid":false,"given":"Yasuo","family":"Ishii","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0574-5381","authenticated-orcid":false,"given":"Jaekyu","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8091-2389","authenticated-orcid":false,"given":"Krishnendra","family":"Nathella","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7291-0340","authenticated-orcid":false,"given":"Dam","family":"Sunwoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Samsung Exynos M3 processor","author":"rupley","year":"2018","journal-title":"IEEE Hot Chips Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"ref12","first-page":"27","article-title":"The IBM z15 high frequency mainframe branch predictor","author":"adiga","year":"2020","journal-title":"Proc ACM\/IEEE Annu Int Symp Comput Archit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00017"},{"article-title":"PIPS: Prefetching instructions with probabilistic scouts","year":"2020","author":"michaud","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919652"},{"year":"2017","key":"ref18","article-title":"Software optimization guide for amd family 17h processors"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"year":"2020","key":"ref3","article-title":"The 1st instruction prefetching championship"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.53"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974217"},{"article-title":"TAGE-SC-L branch predictors again","year":"2014","author":"seznec","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809439"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2972222"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"year":"0","key":"ref20","article-title":"SPEC CPU benchmark suites"},{"article-title":"The FNL+MML instruction cache prefetcher","year":"2020","author":"seznec","key":"ref22"},{"article-title":"Examining Intel's ice lake processors: Taking a bite of the sunny cove microarchitecture","year":"2019","author":"cutress","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3002947"},{"article-title":"D-JOLT: Distant jolt prefetcher again","year":"2020","author":"nakamura","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"ref25","article-title":"A 64-kbytes ITTAGE indirect branch predictor","author":"seznec","year":"2011","journal-title":"Championship Branch Prediction"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9146252\/09246215.pdf?arnumber=9246215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:01:08Z","timestamp":1651078868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9246215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3035068","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}