{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:43Z","timestamp":1740144643907,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Indo Japanese Joint Lab Grant and Visvesvaraya PhD Scheme"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/lca.2020.3045056","type":"journal-article","created":{"date-parts":[[2020,12,15]],"date-time":"2020-12-15T21:28:05Z","timestamp":1608067685000},"page":"9-12","source":"Crossref","is-referenced-by-count":2,"title":["Fine-Grained Scheduling in Heterogeneous-ISA Architectures"],"prefix":"10.1109","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3942-7899","authenticated-orcid":false,"given":"Nirmal Kumar","family":"Boran","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7971-5046","authenticated-orcid":false,"given":"Shubhankit","family":"Rathore","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7297-0880","authenticated-orcid":false,"given":"Meet","family":"Udeshi","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853218"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250686"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-32-9767-8_58"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830791"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190559"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00026"},{"key":"ref1","first-page":"81","article-title":"Single-ISA heterogeneous multi-coe architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp Microarchit"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9313849\/09294082.pdf?arnumber=9294082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:22Z","timestamp":1652194342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2020.3045056","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}