{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:03:49Z","timestamp":1780445029050,"version":"3.54.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1822965"],"award-info":[{"award-number":["1822965"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/lca.2021.3061905","type":"journal-article","created":{"date-parts":[[2021,2,24]],"date-time":"2021-02-24T20:57:27Z","timestamp":1614200247000},"page":"54-57","source":"Crossref","is-referenced-by-count":27,"title":["MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator"],"prefix":"10.1109","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2602-9798","authenticated-orcid":false,"given":"Chao","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9706-6177","authenticated-orcid":false,"given":"Sihang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0300-3034","authenticated-orcid":false,"given":"Samira","family":"Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref11","article-title":"The GAP benchmark suite","author":"beamer","year":"2015"},{"key":"ref12","year":"0"},{"key":"ref13","year":"0"},{"key":"ref14","year":"0"},{"key":"ref15","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"kim","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322266"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"ref6","article-title":"Unified memory computer architecture with dynamic graphics memory allocation","author":"nielsen","year":"2000"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref7","article-title":"Hybrid memory cube specification 2.1","author":"consortium","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2885752"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/9313849\/9362242-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9313849\/09362242.pdf?arnumber=9362242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:22Z","timestamp":1652194342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9362242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2021.3061905","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}