{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:40:29Z","timestamp":1758894029665,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"IITP","award":["2021-0-00871","2021-2-00310"],"award-info":[{"award-number":["2021-0-00871","2021-2-00310"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2022,7,1]]},"DOI":"10.1109\/lca.2022.3196932","type":"journal-article","created":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T19:53:46Z","timestamp":1659988426000},"page":"61-64","source":"Crossref","is-referenced-by-count":3,"title":["Overcoming Memory Capacity Wall of GPUs With Heterogeneous Memory Stack"],"prefix":"10.1109","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5492-5346","authenticated-orcid":false,"given":"Jeongmin","family":"Hong","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Pohang University of Science and Technology, Pohang, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8609-6183","authenticated-orcid":false,"given":"Sungjun","family":"Cho","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Pohang University of Science and Technology, Pohang, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5749-5794","authenticated-orcid":false,"given":"Gwangsun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Pohang University of Science and Technology, Pohang, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Tearing down the memory wall","year":"2020","author":"Qureshi","key":"ref1"},{"key":"ref2","article-title":"Ai and memory wall","author":"Gholami","year":"2021","journal-title":"RiseLab Medium"},{"key":"ref3","first-page":"224","article-title":"Interplay between hardware prefetcher and page eviction policy in CPU-GPU unified virtual memory","volume-title":"Proc. 46th Int. Symp. Comput. Architect.","author":"Ganguly"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-96498-6_9"},{"key":"ref6","first-page":"454","article-title":"Efficiently enabling conventional block sizes for very large die-stacked dram caches","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Loh"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00035"},{"key":"ref11","article-title":"Pascal MMU format changes"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"article-title":"Intels 2nd generation xpoint memory - will it be worth the long wait ahead?","year":"2021","author":"Choe","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480063"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","year":"2012","author":"Stratton","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3489525.3511691"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304044"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378529"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9810321\/09851947.pdf?arnumber=9851947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:07:45Z","timestamp":1706789265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9851947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,1]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2022.3196932","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2022,7,1]]}}}