{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:30:46Z","timestamp":1740144646317,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2022,7,1]]},"DOI":"10.1109\/lca.2022.3197777","type":"journal-article","created":{"date-parts":[[2022,8,10]],"date-time":"2022-08-10T19:31:14Z","timestamp":1660159874000},"page":"77-80","source":"Crossref","is-referenced-by-count":0,"title":["Open-Source Hardware Memory Protection Engine Integrated With NVMM Simulator"],"prefix":"10.1109","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7554-6214","authenticated-orcid":false,"given":"Yu","family":"Omori","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Waseda University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2325-4866","authenticated-orcid":false,"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Waseda University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"86","key":"ref1","first-page":"1","article-title":"Intel SGX explained","volume":"2016","author":"Costan","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"article-title":"Trustzone: Integrated hardware and software security","year":"2004","author":"Alves","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"article-title":"Software-based off-chip memory protection for RISC-V trusted execution environments","volume-title":"Proc. 4th Workshop Comput. Architect. Res. RISC-V","author":"Gui","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SP.1980.10006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_20"},{"key":"ref8","article-title":"A memory encryption engine suitable for general purpose processors","volume":"2016","author":"Gueron","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"article-title":"Enabling design space exploration for RISC-V secure compute environments","volume-title":"Proc. Workshop Comput. Architect. Res. RISC-V","author":"Akram","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064466"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2020EDP7092"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"year":"2021","key":"ref14","article-title":"Intel\u00ae architecture memory encryption technologies"},{"article-title":"AMD memory encryption","year":"2016","author":"Kaplan","key":"ref15"},{"article-title":"The gem5 simulator: Version 20.0","year":"2020","author":"Lowe-Power","key":"ref16"},{"article-title":"Supporting RISC-V full system simulation in gem5","volume-title":"Proc. Workshop Comput. Architect. Res. RISC-V","author":"Hin","key":"ref17"},{"article-title":"QEMU, a fast and portable dynamic translator","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Bellard","key":"ref18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(81)90033-7"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875668"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/9810321\/09854046.pdf?arnumber=9854046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:13:13Z","timestamp":1706789593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9854046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,1]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2022.3197777","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2022,7,1]]}}}