{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T00:44:42Z","timestamp":1774572282394,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/lca.2023.3274931","type":"journal-article","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T19:23:32Z","timestamp":1683746612000},"page":"57-60","source":"Crossref","is-referenced-by-count":6,"title":["Hardware-Implemented Lightweight Accelerator for Large Integer Polynomial Multiplication"],"prefix":"10.1109","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3461-4548","authenticated-orcid":false,"given":"Pengzhou","family":"He","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1624-9500","authenticated-orcid":false,"given":"Yazheng","family":"Tu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2572-9565","authenticated-orcid":false,"given":"\u00c7etin Kaya","family":"Ko\u00e7","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4814-1318","authenticated-orcid":false,"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3160394"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2350431"},{"key":"ref15","article-title":"FALCON","author":"fouque","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107585"},{"key":"ref1","article-title":"SABER: Mod-LWR based KEM (round 3)","author":"d\u2019anvers","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937496"},{"key":"ref7","article-title":"Low-latency VLSI architectures for modular polynomial multiplication via fast filtering and applications to lattice-based cryptography","author":"tan","year":"2021"},{"key":"ref9","first-page":"443","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","volume":"2020","author":"roy","year":"2020","journal-title":"IACR Trans Cryptographic Hardware Embedded Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00032"},{"key":"ref3","first-page":"1","article-title":"Compact domain-specific co-processor for accelerating module lattice-based KEM","author":"mera","year":"2020","journal-title":"Proc IEEE\/ACM 57th Des Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586219"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/10006348\/10122585-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10006348\/10122585.pdf?arnumber=10122585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T17:54:10Z","timestamp":1687197250000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10122585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2023.3274931","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}