{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:43:38Z","timestamp":1772045018986,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF","award":["1828105"],"award-info":[{"award-number":["1828105"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/lca.2023.3289710","type":"journal-article","created":{"date-parts":[[2023,6,27]],"date-time":"2023-06-27T17:34:13Z","timestamp":1687887253000},"page":"97-100","source":"Crossref","is-referenced-by-count":4,"title":["Guard Cache: Creating Noisy Side-Channels"],"prefix":"10.1109","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6083-6147","authenticated-orcid":false,"given":"Fernando","family":"Mosquera","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0876-166X","authenticated-orcid":false,"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7754-1874","authenticated-orcid":false,"given":"Gayatri","family":"Mehta","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8747-5214","authenticated-orcid":false,"given":"Lizy","family":"John","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1456508.1456514"},{"key":"ref20","article-title":"Clepsydracache–preventing cache attacks with time-based evictions","author":"thoma","year":"2021"},{"key":"ref11","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proc 24th USENIX Secur Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.165"},{"key":"ref1","article-title":"Cache-timing attacks on AES","author":"bernstein","year":"2005"},{"key":"ref17","first-page":"675","article-title":"ScatterCache: Thwarting cache attacks via cache set randomization","author":"werner","year":"2019","journal-title":"Proc 28th USENIX Secur Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3422337.3447846"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SecDev45635.2020.00029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"ref5","first-page":"719","article-title":"Flush reload: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/10189818\/10164208-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10189818\/10164208.pdf?arnumber=10164208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T17:59:09Z","timestamp":1694455149000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10164208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2023.3289710","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}