{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:17:24Z","timestamp":1783610244095,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"IITP grant Korea government","award":["2021-0-00863"],"award-info":[{"award-number":["2021-0-00863"]}]},{"name":"IITP grant Korea government","award":["2020-0-01300"],"award-info":[{"award-number":["2020-0-01300"]}]},{"name":"PRISM"},{"name":"JUMP 2.0, a Semiconductor Research Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/lca.2023.3296153","type":"journal-article","created":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:37:45Z","timestamp":1689615465000},"page":"89-92","source":"Crossref","is-referenced-by-count":12,"title":["X-ray: Discovering DRAM Internal Structure and Error Characteristics by Issuing Memory Commands"],"prefix":"10.1109","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2466-9273","authenticated-orcid":false,"given":"Hwayong","family":"Nam","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2401-0285","authenticated-orcid":false,"given":"Seungmin","family":"Baek","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4202-6201","authenticated-orcid":false,"given":"Minbok","family":"Wi","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9987-9809","authenticated-orcid":false,"given":"Michael Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5623-6985","authenticated-orcid":false,"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9586-153X","authenticated-orcid":false,"given":"Chihun","family":"Song","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1733-1394","authenticated-orcid":false,"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref7","article-title":"DDR4 registering clock driver (DDR4RCD02)","year":"2023"},{"key":"ref12","article-title":"Alveo U280 FPGA board","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref3","article-title":"Half-double: Next-row-over assisted rowhammer","year":"2021"},{"key":"ref6","article-title":"DDR4 SDRAM registered DIMM design specification","year":"2019"},{"key":"ref11","first-page":"185","article-title":"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization","author":"vivek seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref5","article-title":"DSAC: Low-cost rowhammer mitigation using In-DRAM stochastic and approximate counting algorithm","author":"hong","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10189818\/10185054.pdf?arnumber=10185054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T17:54:39Z","timestamp":1693850079000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2023.3296153","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}