{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T21:43:05Z","timestamp":1774647785487,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF PPoSS","award":["2118709"],"award-info":[{"award-number":["2118709"]}]},{"name":"NSF SHF","award":["2008471"],"award-info":[{"award-number":["2008471"]}]},{"name":"ACE"},{"name":"SRC program sponsored by DARPA"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/lca.2023.3341389","type":"journal-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:34:26Z","timestamp":1702323266000},"page":"29-32","source":"Crossref","is-referenced-by-count":6,"title":["Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-8874-7873","authenticated-orcid":false,"given":"Courtney","family":"Golden","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8768-2985","authenticated-orcid":false,"given":"Dan","family":"Ilan","sequence":"additional","affiliation":[{"name":"GSI Technology Inc., Tel Aviv, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6325-8594","authenticated-orcid":false,"given":"Caroline","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2850-0176","authenticated-orcid":false,"given":"Niansong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0778-0308","authenticated-orcid":false,"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2835-667X","authenticated-orcid":false,"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071074"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref5","article-title":"RISC-V \u201cV\u201d vector extension","year":"2019"},{"key":"ref6","first-page":"1","article-title":"Duality cache for data parallel acceleration","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit.","author":"Fujiki"},{"key":"ref7","article-title":"GSI offers in-memory computing","author":"Gwennap","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3485823"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824822"},{"key":"ref11","article-title":"APU SAR capabilities","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247691"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/10375809\/10352918-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10375809\/10352918.pdf?arnumber=10352918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T05:15:06Z","timestamp":1709442906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10352918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2023.3341389","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}