{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T12:34:58Z","timestamp":1753274098684,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel\/VMware Crossroads 3D-FPGA Academic Research Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/lca.2024.3358839","type":"journal-article","created":{"date-parts":[[2024,1,26]],"date-time":"2024-01-26T18:44:59Z","timestamp":1706294699000},"page":"57-60","source":"Crossref","is-referenced-by-count":1,"title":["Primate: A Framework to Automatically Generate Soft Processors for Network Applications"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9611-5870","authenticated-orcid":false,"given":"Rui","family":"Ma","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia-Ching","family":"Hsu","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5170-1147","authenticated-orcid":false,"given":"Ali","family":"Mansoorshahi","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7834-8339","authenticated-orcid":false,"given":"Joseph","family":"Garvey","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0677-4060","authenticated-orcid":false,"given":"Michael","family":"Kinsner","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4968-4343","authenticated-orcid":false,"given":"Deshanand","family":"Singh","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6762-4527","authenticated-orcid":false,"given":"Derek","family":"Chiou","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050231"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934886"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"},{"year":"2022","key":"ref4","article-title":"Vivado design suite user guide: Getting started"},{"year":"2022","key":"ref5","article-title":"Intel high level synthesis compiler pro edition"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439464"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2720623"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00059"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00018"},{"year":"2023","key":"ref11","article-title":"ASIP Designer: Design tool for ApplicationSpecific instruction-set processors"},{"year":"2023","key":"ref12","article-title":"Tensilica xtensa LX7 processor"},{"year":"2023","key":"ref13","article-title":"Clang: A. C. language family frontend for LLVM"},{"year":"2017","key":"ref14","article-title":"P416 language specification"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10375809\/10415176.pdf?arnumber=10415176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T19:52:16Z","timestamp":1711482736000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10415176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2024.3358839","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}