{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:18:43Z","timestamp":1758122323987,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/lca.2024.3386734","type":"journal-article","created":{"date-parts":[[2024,4,10]],"date-time":"2024-04-10T18:12:17Z","timestamp":1712772737000},"page":"87-90","source":"Crossref","is-referenced-by-count":1,"title":["GATe: Streamlining Memory Access and Communication to Accelerate Graph Attention Network With Near-Memory Processing"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0744-358X","authenticated-orcid":false,"given":"Shiyan","family":"Yi","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6770-3681","authenticated-orcid":false,"given":"Yudi","family":"Qiu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6416-6474","authenticated-orcid":false,"given":"Lingfei","family":"Lu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3436-5298","authenticated-orcid":false,"given":"Guohao","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7059-1174","authenticated-orcid":false,"given":"Yong","family":"Gong","sequence":"additional","affiliation":[{"name":"China Nanhu Academy of Electronics and Information Technology, Jiaxing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3986-137X","authenticated-orcid":false,"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2523-8261","authenticated-orcid":false,"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Graph attention networks","year":"2017","author":"Veli\u010dkovi\u0107","key":"ref1"},{"article-title":"How attentive are graph attention networks?","year":"2021","author":"Brody","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3305668"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2023.3326170"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102602"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3559009.3569670"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3283677"},{"article-title":"Deep Graph Library: A graph-centric, highly-performant package for graph neural networks","year":"2019","author":"Wang","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937238"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref12","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP Lab."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/10375809\/10495151.pdf?arnumber=10495151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:41:33Z","timestamp":1725608493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10495151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2024.3386734","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}