{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:46:01Z","timestamp":1784216761049,"version":"3.55.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000161","name":"NIST","doi-asserted-by":"crossref","award":["60NANB20D203"],"award-info":[{"award-number":["60NANB20D203"]}],"id":[{"id":"10.13039\/100000161","id-type":"DOI","asserted-by":"crossref"}]},{"name":"NSF","award":["SaTC-2020625"],"award-info":[{"award-number":["SaTC-2020625"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/lca.2024.3435495","type":"journal-article","created":{"date-parts":[[2024,7,30]],"date-time":"2024-07-30T17:38:54Z","timestamp":1722361134000},"page":"187-190","source":"Crossref","is-referenced-by-count":4,"title":["LTE: Lightweight and Time-Efficient Hardware Encoder for Post-Quantum Scheme HQC"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1624-9500","authenticated-orcid":false,"given":"Yazheng","family":"Tu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3461-4548","authenticated-orcid":false,"given":"Pengzhou","family":"He","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8897-6176","authenticated-orcid":false,"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[{"name":"School of Electrical & Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4814-1318","authenticated-orcid":false,"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref2","article-title":"PQC standardization process: Announcing four candidates to be standardized, plus fourth round candidates"},{"key":"ref3","article-title":"HQC (hamming quasi-cyclic)"},{"key":"ref4","article-title":"Post-quantum cryptography: Digital signature schemes, round 1 additional signatures"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3160394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3122276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611561"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH51176.2021.00028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-53368-6_15"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3246923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181319"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3262922"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2004.1414960"},{"key":"ref14","article-title":"Towards automating cryptographic hardware implementations: A case study of HQC","volume-title":"Cryptol. ePrint Arch.","author":"Aguilar-Melchor","year":"2022"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/10700665\/10614799-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/10700665\/10614799.pdf?arnumber=10614799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T00:08:12Z","timestamp":1732666092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10614799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2024.3435495","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}