{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T04:31:42Z","timestamp":1781757102846,"version":"3.54.5"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/lca.2025.3544989","type":"journal-article","created":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:46:02Z","timestamp":1740681962000},"page":"69-72","source":"Crossref","is-referenced-by-count":3,"title":["Thor: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-8136-5320","authenticated-orcid":false,"given":"Farshad","family":"Dizani","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4768-5663","authenticated-orcid":false,"given":"Azam","family":"Ghanbari","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3186-5069","authenticated-orcid":false,"given":"Joshua","family":"Kalyanapu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3325-0224","authenticated-orcid":false,"given":"Darsh","family":"Asher","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4997-5980","authenticated-orcid":false,"given":"Samira Mirbagher","family":"Ajorpaz","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813677"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218707"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref5","article-title":"Advanced matrix extensions (AMX) for AI acceleration","year":"2023"},{"key":"ref6","article-title":"Intel 64 and IA-32 architectures optimization reference manual","year":"2024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref9","first-page":"7285","article-title":"Collide+Power: Leaking inaccessible data with software-based power side channels","volume-title":"Proc. 32nd USENIX Secur. Symp.","author":"Kogler"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560682"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833743"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241142"},{"key":"ref16","article-title":"Slalom: Fast, verifiable and private execution of neural networks in trusted hardware","author":"Tram\u00e8r","year":"2019"},{"key":"ref17","first-page":"679","article-title":"Hertzbleed: Turning power side-channel attacks into remote timing attacks on x86","volume-title":"Proc. 31st USENIX Secur. Symp.","author":"Wang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274696"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref20","first-page":"2003","article-title":"Cache telepathy: Leveraging shared resource attacks to learn DNN architectures","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Yan"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/10817484\/10906504.pdf?arnumber=10906504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:33:10Z","timestamp":1743028390000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10906504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3544989","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}