{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T10:50:20Z","timestamp":1770979820316,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/lca.2025.3545799","type":"journal-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T18:49:13Z","timestamp":1740595753000},"page":"73-76","source":"Crossref","is-referenced-by-count":1,"title":["A Data Prefetcher-Based 1000-Core RISC-V Processor for Efficient Processing of Graph Neural Networks"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6293-7403","authenticated-orcid":false,"given":"Omer","family":"Khan","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3477141"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926254"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2022.3140674"},{"key":"ref4","article-title":"Fast graph representation learning with PyTorch\n                        geometric","volume-title":"CoRR","author":"Fey"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00079"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070983"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00023"},{"key":"ref9","first-page":"515","article-title":"GNNAdvisor: An adaptive and efficient runtime\n                        system for GNN acceleration on GPUs","volume-title":"Proc. USENIX Symp. Operating Syst. Des. Implementation","author":"Wang"},{"key":"ref10","first-page":"178","article-title":"IMP: Indirect memory\n                    prefetcher","volume-title":"Proc. 48th Int. Symp.\n                        Microarchit.","author":"Yu"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/10208\/10817484\/10904284-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/10817484\/10904284.pdf?arnumber=10904284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T03:26:48Z","timestamp":1743132408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3545799","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}