{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T17:40:01Z","timestamp":1744134001405,"version":"3.40.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MSIT, Korea, under the Global Scholars Invitation Program","award":["RS-2024-00456287","RS-2021-II211343"],"award-info":[{"award-number":["RS-2024-00456287","RS-2021-II211343"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/lca.2025.3552190","type":"journal-article","created":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T00:30:48Z","timestamp":1742603448000},"page":"97-100","source":"Crossref","is-referenced-by-count":0,"title":["X-PPR: Post Package Repair for CXL Memory"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9586-153X","authenticated-orcid":false,"given":"Chihun","family":"Song","sequence":"first","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9987-9809","authenticated-orcid":false,"given":"Michael Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5128-4399","authenticated-orcid":false,"given":"Yan","family":"Sun","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8402-0127","authenticated-orcid":false,"given":"Houxiang","family":"Ji","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7877-8563","authenticated-orcid":false,"given":"Kyungsan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Yongin, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2460-1170","authenticated-orcid":false,"given":"TaeKyeong","family":"Ko","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Yongin, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1733-1394","authenticated-orcid":false,"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref2","first-page":"944","article-title":"Predicting future-system reliability with a component-level DRAM fault model","volume-title":"Proc. IEEE Int. Symp. Microarchitecture","author":"Jung"},{"year":"2021","key":"ref3","article-title":"JESD79-4D, DDR4 SDRAM Standard"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651325"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3061349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"year":"2020","key":"ref9","article-title":"JESD79\u20135, DDR5 Specification"},{"article-title":"A white paper on the benefits of chip-kill-correct ECC for PC server main memory","year":"1997","author":"Dell","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.60"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589102"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77723-6_3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/10817484\/10935665.pdf?arnumber=10935665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T17:14:27Z","timestamp":1744132467000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10935665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3552190","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}