{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:01:30Z","timestamp":1780675290906,"version":"3.54.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61771338"],"award-info":[{"award-number":["61771338"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U21B2031"],"award-info":[{"award-number":["U21B2031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/lca.2025.3554777","type":"journal-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:24:24Z","timestamp":1743042264000},"page":"109-112","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating Control Flow on CGRAs via Speculative Iteration Execution"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-4548-3751","authenticated-orcid":false,"given":"Heng","family":"Cao","sequence":"first","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5846-3970","authenticated-orcid":false,"given":"Zhipeng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dejian","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Company Limited, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2648-7358","authenticated-orcid":false,"given":"Peiguang","family":"Jing","sequence":"additional","affiliation":[{"name":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8648-2092","authenticated-orcid":false,"given":"Sio Hang","family":"Pun","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5949-6587","authenticated-orcid":false,"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3228860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815647"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681452"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121346"},{"key":"ref5","article-title":"CCF: A CGRA compilation framework","author":"Dave","year":"2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref11","article-title":"The gem5 simulator: Version 20.0","author":"Lowe-Power","year":"2020"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/10817484\/10938889.pdf?arnumber=10938889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T17:36:54Z","timestamp":1745257014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10938889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3554777","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}