{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:30:17Z","timestamp":1755221417750,"version":"3.43.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"JSPS KAKENHI","award":["23H00467"],"award-info":[{"award-number":["23H00467"]}]},{"name":"JST CREST","award":["JPMJCR21D2"],"award-info":[{"award-number":["JPMJCR21D2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/lca.2025.3585312","type":"journal-article","created":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T13:43:32Z","timestamp":1751463812000},"page":"245-248","source":"Crossref","is-referenced-by-count":0,"title":["PUDTune: Multi-Level Charging for High-Precision Calibration in Processing-Using-DRAM"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1523-3063","authenticated-orcid":false,"given":"Tatsuya","family":"Kubo","sequence":"first","affiliation":[{"name":"University of Tokyo, Tokyo, Japan"}]},{"given":"Daichi","family":"Tokuda","sequence":"additional","affiliation":[{"name":"University of Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7770-573X","authenticated-orcid":false,"given":"Lei","family":"Qu","sequence":"additional","affiliation":[{"name":"Microsoft Research, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9107-013X","authenticated-orcid":false,"given":"Ting","family":"Cao","sequence":"additional","affiliation":[{"name":"Microsoft Research, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3441-1695","authenticated-orcid":false,"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"additional","affiliation":[{"name":"University of Tokyo, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00066"},{"article-title":"MVDRAM: Enabling GeMV execution in unmodified DRAM for low-bit LLM acceleration","year":"2025","author":"Kubo","key":"ref4"},{"key":"ref5","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Seshadri"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3530412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3282172"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11062520\/11063327.pdf?arnumber=11063327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T18:38:50Z","timestamp":1754678330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11063327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":8,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3585312","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}