{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T19:55:47Z","timestamp":1764014147731,"version":"3.45.0"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/lca.2025.3628805","type":"journal-article","created":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T18:35:17Z","timestamp":1762281317000},"page":"357-360","source":"Crossref","is-referenced-by-count":0,"title":["Rethinking In-Memory Hash Table Design for CXL-Based Main Memory Compression"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2863-8690","authenticated-orcid":false,"given":"Teresa","family":"Zhang","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]}],"member":"263","reference":[{"article-title":"Making memories at HyperScale with CXL","year":"2024","author":"Morris","key":"ref1"},{"year":"2025","key":"ref2","article-title":"CXL near-memory compute and expansion"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00073"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001172"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/080728743"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11062520\/11224718.pdf?arnumber=11224718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T18:59:10Z","timestamp":1764010750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11224718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":6,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2025.3628805","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"type":"print","value":"1556-6056"},{"type":"electronic","value":"1556-6064"},{"type":"electronic","value":"2473-2575"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}