{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:00:43Z","timestamp":1774904443771,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012659","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62572481"],"award-info":[{"award-number":["62572481"]}],"id":[{"id":"10.13039\/501100012659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/lca.2026.3669169","type":"journal-article","created":{"date-parts":[[2026,3,2]],"date-time":"2026-03-02T20:54:08Z","timestamp":1772484848000},"page":"105-109","source":"Crossref","is-referenced-by-count":0,"title":["VLA-TAGE: A Power-Efficient Branch Predictor With Vector-Loop Awareness"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-8174-1125","authenticated-orcid":false,"given":"Chen","family":"Zhang","sequence":"first","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Science, Beijing, China"}]},{"given":"Shiqing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Science, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4732-9674","authenticated-orcid":false,"given":"Guangda","family":"Zhang","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Science, Beijing, China"}]},{"given":"Xiaobo","family":"Yan","sequence":"additional","affiliation":[{"name":"Nanhu Laboratory, Jiaxing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6479-9200","authenticated-orcid":false,"given":"Xia","family":"Zhao","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Science, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SIITME63973.2024.10814825"},{"key":"ref3","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"Seznec","year":"2006","journal-title":"J. Instruct.-Level Parallelism"},{"key":"ref4","article-title":"TAGE-SC-L branch predictors again","volume-title":"5th JILP Workshop Comput. Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)","author":"Seznec","year":"2016"},{"key":"ref5","article-title":"The gem5 simulator: Version 20.0","author":"Lowe-Power","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013250"},{"key":"ref7","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP Lab."},{"key":"ref8","article-title":"LLVM 13.0.0 release notes. LLVM","year":"2022"},{"key":"ref9","article-title":"SPEC CPU2006 benchmark suite. SPEC","year":"2006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-015-0444-y"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS61541.2024.00021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2956710"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106813"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771812"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref18","first-page":"1","article-title":"A 256 kbits L-TAGE branch predictor","volume":"9","author":"Seznec","year":"2007","journal-title":"J. Instruct.-Level Parallelism"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11321093\/11417886.pdf?arnumber=11417886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:05:32Z","timestamp":1774901132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11417886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3669169","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}