{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:00:42Z","timestamp":1774904442138,"version":"3.50.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Ministry of Science, ICT","award":["RS-2024-00456287"],"award-info":[{"award-number":["RS-2024-00456287"]}]},{"name":"Institute for Information"},{"name":"Communications Technology Planning"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/lca.2026.3673181","type":"journal-article","created":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:35:04Z","timestamp":1773347704000},"page":"114-117","source":"Crossref","is-referenced-by-count":0,"title":["CXL-Tracer: Accurate, Full-System Memory Tracing on Commercial Hardware via CXL Memory"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4224-2812","authenticated-orcid":false,"given":"Srikar","family":"Vanavasam","sequence":"first","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Austin Antony","family":"Cruz","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-99854-6_6"},{"key":"ref3","article-title":"Cxlmemsim: A pure software simulated cxl.mem for performance characterization","author":"Yang","year":"2025"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2579668"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/503205.503207"},{"key":"ref7","article-title":"The gem5 simulator: Version 20.0","author":"Lowe-Power","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2023.3333759"},{"key":"ref9","first-page":"72","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proc. Int. Conf. Parallel Architectures Compilation Techn.","author":"Bienia","year":"2008"},{"key":"ref10","article-title":"Rocksdb","year":"2012"},{"key":"ref11","article-title":"Ffsb: The flexible filesystem benchmark","year":"2026"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11321093\/11433038.pdf?arnumber=11433038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:05:31Z","timestamp":1774901131000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3673181","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}